I'm using an Altera Cyclone FPGA. The software is written in VHDL.
When I simulate the code this works just fine. Even when I program the software into the device.
My project has 1 output. But when I connect this to the other logic on my board the problems start. Now the entire system wont work...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.