Hello: iam just a bit confused about how the vhdl process statement actually works...ne help would be appreciated...the problem is explained below:
process (clk,p_state,n_state)
begin
p_state <=RESET;
n_state <=READY;
if (Clk'EVENT and Clk = '1') THEN
Case present IS...
Hi,
Let me introduce as Prabhakar. I have some knowledge
of Oracle 8. While browsing the net, I came across this
site. I need to have some information on Oracle9i
and would be delighted if anyone can help. The
questions are listed below.
1. Is there any prefered platform for installation of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.