I have the following code used for file I/O simulation under XilinX ModelSim env. When I try to output std_logic_vector in integer format for easy read.
It generate the following error(output binary is OK)
How to modify this code so that I can output signal in decimal or hex format?
Thank you...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.