Ok, so i have a memory module defined in vhdl, and i was wondering whats the best way to have devices which read from it know when the valid data is on the output bus?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.