hi
i want to write a vhdl code for watchdog timer that i want to use with oregano 8051 vhdl core.
any idea how to do this and especially how to write watchdog in vhdl.
regards
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.