Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations derfloh on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
-
Synthesis of constants
Hello, Some synthesis tools do support constants. Basically it is setting it either to a VCC or a GND. I have resolved my issue because I used to be using the constants to convert from std_logic_vector to ints and vice versa, but I started using behavioural code which eliminated the need for... -
loops in vhdl
Hi anjaxe1, Looping is supported in VHDL. Xilinx is a vendor of programmable logic devices, and so they don't really "support" looping, it is VHDL that does that. As for your issues, what kind of problems are you having?? Beemer -
-
Synthesis of constants
Hello all, I am trying to synthesize constant values. Previously, I had them as signals, where the logic produced actually fit my device (760 out of 784 total CLBs). As soon as I modified the signals to constants, the logic jumped to 1068 CLBs, and I could not fit onto the device anymore...
