Hi all,
I am new to VHDL and am trying to implement a buffer which takes std_logic inputs and puts them into a std_logic_array (my buffer) before output. I don't know how to put a series of bit values into an array and make them shift along to output.
I need to keep these values in array as I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.