I need help with the design of a BCD counter.
The requirements:
- 1 digit BCD counter
- a synchronous (4?bit) up/down decade counter with output Q that works as follows:
-All state changes occur on the rising edge of the CLK input, except the asynchronous clear (CLR). When CLR = 0, the counter...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.