Tek-Tips is the largest IT community on the Internet today!
Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!
-
Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!
Search results for query: *
- Users: jacqueskleynhans
- Order by date
-
Setting up a tri state buffer in VHDL with 2 clks
HI Guys I have a problem, I have written some tri state code shown below which I can get to work can anyone please assist me in getting this code to work. library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; entity dataflow_control is port ( state_enable : in std_logic...- jacqueskleynhans
- Thread
- Replies: 0
- Forum: VHDL
