Hello guys, im starting to learn VHDL programming, i have a manual, i´m using MODELSIM, and i write the code that appears in the manual but it finds an error!!, can u help me?
the code is:
entity adder is
port(a : in std_logic;
b : in std_logic;
cin : in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.