Hi all,
Following is the sample code for 26MHz generation from a 100MHz input clock.
entity c1hz is
port( clk:in bit; clkout:out bit);
end c1hz;
architecture behavior of c1hz is
begin
process(clk)
variable cnt : integer range 0 to 383;
begin
if(clk'event and clk='1') then
if(cnt=383)then...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.