Got my exams in two days and this question has come up in the last 3 exams.
How should a proceudure in VHDL be described in order to be synthesizeable?
Im guessing that there should be at least 1 input parameter.
Professor hinted that it might be in this exam too and the exams in 2 days. Any...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.