Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Search results for query: *

  1. al1715

    signal does not hold its value outside clock edge

    Hi I have problem with my code, need some help please. If I erase the comment-dashes so I get State A3 from A2 when C_In go from 0 to 1, then I get the error message : VHDL error : can't infer register for signal State.a3 because signal does not hold its value outside clock edge Why does it...
    • al1715
    • Thread
    • Replies: 1
    • Forum: VHDL

Part and Inventory Search

Back
Top