Tek-Tips is the largest IT community on the Internet today!

Members share and learn making Tek-Tips Forums the best source of peer-reviewed technical information on the Internet!

Register Log in
  • Congratulations Mike Lewis on being selected by the Tek-Tips community for having the most helpful posts in the forums last week. Way to Go!

Search results for query: *

  1. yanant

    vhdl roms

    What level are you aiming to? For just simple design, I think the easiest way is design RAM first and create a wrapper entity that restricts direction of data flow (that's gonna be OUT port, NOT INOUT).
  2. yanant

    Bidirectional Mux/Demux

    How can I design Mux/Demux on Bidirectional port? This code doesn't seem right? Any help will be great. Thanks. yanant entity MUX_DEMUX is generic (n : integer); port ( a : inout std_logic_vector(n-1 downto 0); b : inout std_logic_vector(n-1 downto 0); o : inout...
    • yanant
    • Thread
    • Replies: 0
    • Forum: VHDL

Part and Inventory Search

Back
Top